N.A.T GmbH
Konrad-Zuse-Platz 9
53227 Bonn-Oberkassel

Phone: +49 / 228 / 96 58 64 – 0
Fax: +49 / 228 / 96 58 64 – 10

Internet: http://www.nateurope.com
Disclaimer

The following documentation, compiled by N.A.T GmbH (henceforth called N.A.T), represents the current status of the product’s development. The documentation is updated on a regular basis. Any changes which might ensue, including those necessitated by updated specifications, are considered in the latest version of this documentation. N.A.T is under no obligation to notify any person, organization, or institution of such changes or to make these changes public in any other way.

We must caution you, that this publication could include technical inaccuracies or typographical errors.

N.A.T offers no warranty, either expressed or implied, for the contents of this documentation or for the product described therein, including but not limited to the warranties of merchantability or the fitness of the product for any specific purpose.

In no event will N.A.T be liable for any loss of data or for errors in data utilization or processing resulting from the use of this product or the documentation. In particular, N.A.T will not be responsible for any direct or indirect damages (including lost profits, lost savings, delays or interruptions in the flow of business activities, including but not limited to, special, incidental, consequential, or other similar damages) arising out of the use of or inability to use this product or the associated documentation, even if N.A.T or any authorized N.A.T representative has been advised of the possibility of such damages.

The use of registered names, trademarks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations (patent laws, trade mark laws, etc.) and therefore free for general use. In no case does N.A.T guarantee that the information given in this documentation is free of such third-party rights.

Neither this documentation nor any part thereof may be copied, translated, or reduced to any electronic medium or machine form without the prior written consent from N.A.T GmbH.

This product (and the associated documentation) is governed by the N.A.T General Conditions and Terms of Delivery and Payment.
# Table of Contents

LIST OF TABLES .................................................................................................................. V
LIST OF FIGURES .............................................................................................................. VI
CONVENTIONS .................................................................................................................... VI

1 BOARD SUPPORT PACKAGE DESCRIPTION .................................................................. 7
  1.1 INTRODUCTION ........................................................................................................ 7
  1.2 PREREQUISITE FOR USING THE BSP ................................................................. 7
  1.3 BSP STRUCTURE .................................................................................................... 7
  1.4 VIVADO REFERENCE DESIGN ............................................................................. 8
  1.5 INSTALLING THE BSP .......................................................................................... 9
  1.6 BUILDING A BOOT IMAGE FOR ZYNQ ............................................................. 10
  1.7 PROGRAMMING FMC FRU EEPROM DATA ....................................................... 12

2 TROUBLESHOOTING ...................................................................................................... 15

KNOWN BUGS AND RESTRICTIONS ............................................................................. 16

APPENDIX A: REFERENCE DOCUMENTATION .......................................................... 17

APPENDIX B: DOCUMENT’S HISTORY .......................................................................... 18
List of Tables

Table 1: BSP folder structure .................................................................................... 8
Table 2: Makefile description......................................................................................12
List of Figures

Figure 1: Vivado Block Diagram ................................................................. 9
Figure 2: Export Hardware ........................................................................... 9
Figure 3: Petalinux main configuration menu .............................................. 11
Figure 4: Petalinux components configuration .......................................... 11
Figure 5: U-boot selection .......................................................................... 11
Figure 6: Kernel selection ........................................................................... 11
Figure 7: TeraTerm Serial Port Setup .......................................................... 13
Figure 8: MMC Boot Output ......................................................................... 13
Figure 9: FRU wizard .................................................................................. 14

Conventions

If not otherwise specified, addresses and memory maps are written in hexadecimal notation, identified by 0x.
The following table gives a list of the abbreviations used in this document.

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BSP</td>
<td>Board Support Package</td>
</tr>
<tr>
<td>FSBL</td>
<td>First Stage Bootloader</td>
</tr>
<tr>
<td>SoC</td>
<td>System on Chip</td>
</tr>
<tr>
<td>OS</td>
<td>Operating System</td>
</tr>
<tr>
<td>FMC</td>
<td>FPGA Mezzanine Card</td>
</tr>
</tbody>
</table>
1 Board Support Package Description

1.1 Introduction

The Board Support Package (BSP) is shipped with the NAMC-ZYNQ-FMC to support customers generating a complete Linux distribution including FSBL, U-Boot and kernel image for the Xilinx ZYNQ FPGA SoC. The BSP ensures a basic working infrastructure including necessary communication and memory interfaces to support customers developing their own FMC drivers and applications on top of that.

The software part is based on the Petalinux build system that is officially supported by Xilinx. Before you can use the BSP you will have to install the necessary Xilinx tools and the N.A.T sources. This is going to be explained in the next chapters. Although N.A.T recommends using the BSP you are completely free whether to use your own software distributions. It is also possible to run a bare metal application without any OS on the SoC but these approaches are outside of the manuals scope.

For generating the necessary hardware description files you may use the N.A.T Vivado example project that is also included in the board support package. The example project contains a block diagram that customers could use as a template to build their logic on top of that. It ensures the basic hardware functionality such as standard communication interfaces.

Common information about the Petalinux build system can be found at "UG1144 Petalinux Tools Documentation Reference Guide" [2] or at Xilinx wiki:

http://www.wiki.xilinx.com/Petalinux

1.2 Prerequisite for using the BSP

Before you can use the BSP you will have to set up a few things:

- A host system (Linux or Windows) with Vivado installed
- A host system (Linux) containing the Petalinux toolchain and SDK

The N.A.T reference FPGA configuration image was created with Xilinx Vivado 2015.2.1 thus for best compatibility N.A.T recommends to use both the Petalinux 2015.2.1 build system and the corresponding Vivado version. Please follow the Xilinx Petalinux Documentation “UG1144 Petalinux Tools Reference Guide” on how to install the Xilinx tools on your host machine.

1.3 BSP structure

Referring to the table below, the board support package contains four folders. The bsp folder includes the software project containing the build output of the kernel image and other components. The image folder contains all images that are needed for the device to operate including the FPGA bitstream, u-boot and kernel binaries. The subsystem folder is used for holding user configuration (e.g. device-tree). In the /doc folder you can find any necessary documentation. The /src folder is intended to be used by the bsp for holding user application data and patch files in order for the software components to work with the hardware that were made by N.A.T. These files are patched by using the
makefile delivered with the bsp. The /vivado folder contains the hardware reference project that can be used as a template for bitstream generation. The overview of the folder structure is shown at the table below:

<table>
<thead>
<tr>
<th>bsp</th>
<th>Petalinux project folder (bsp=project name)</th>
</tr>
</thead>
<tbody>
<tr>
<td>&gt; build</td>
<td>Object files from build process</td>
</tr>
<tr>
<td>&gt; components</td>
<td>Contains FSBL sources</td>
</tr>
<tr>
<td>&gt; hw-description</td>
<td>Contains FPGA configuration file</td>
</tr>
<tr>
<td>&gt; images</td>
<td>Contains images for booting the device</td>
</tr>
<tr>
<td>&gt; subsystems</td>
<td>Several configuration files (device tree, startup configs)</td>
</tr>
<tr>
<td>doc</td>
<td>Documentation</td>
</tr>
<tr>
<td>src</td>
<td>User defined sources</td>
</tr>
<tr>
<td>&gt; patches</td>
<td>Patch files</td>
</tr>
<tr>
<td>&gt; components</td>
<td>Linux-Kernel and U-boot sources</td>
</tr>
<tr>
<td>&gt; apps</td>
<td>User applications</td>
</tr>
<tr>
<td>vivado</td>
<td>Vivado project folder containing reference hardware design for NAMC-ZYNQ-FMC</td>
</tr>
</tbody>
</table>

Table 1: BSP folder structure

1.4 Vivado reference design

The BSP has a folder /vivado which contains the reference design for the ZYNQ FPGA that customers may use as a template for developing further logic on top of that. The design was created with Vivado 2015.2.1. Opening and compiling the design requires a license file for the ZYNQ FPGA device (xc7z045ffg900-2) that can be purchased at Xilinx store.

The design brings a block diagram (see figure below) with basic communication and memory interfaces, such as Ethernet, AXI PCIe and a DDR3 memory controller. There is also an instance that serves 100 MHz telecom clocks TCLKB, TCLKD to the backplane. To use that feature, just change the constant value from “0” to “1”.

For interfacing with the FMC using SPI or I2C protocol you may use the FPGA EMIO to route these protocols directly into the ARM core. That will enable you to use the peripherals quickly within the standard linux drivers. All you need to do is to assign the FMC I/O pin to the IIC_1 and SPI_0 interface before implementing the design.
Before you can use the design with the Petalinux build system you will have to export the hardware description file once you have implemented and generated a bitstream. To do so, select “File->Export->Export Hardware”.

This step is necessary to enable you to import the hardware description file with the Petalinux build system.

1.5 Installing the BSP

With having both Xilinx Vivado and Petalinux tools installed the next step is to install the BSP sources and set up several paths. First you have to copy the main BSP folder to any working directory (e.g. `/home/myname/namc-zynq-fmc`). To make the installation easy N.A.T provides a makefile that does all of the jobs for you. To use the makefile you have to set up two environment variables that are noted at the first lines in the makefile. To edit the file chose any text editor of your choice. If your installation paths of Petalinux and Vivado are set to default you do not have to change anything.
When you are done with that navigate to the top level of your project folder and execute the makefile with:

- **make import-components**

This command will copy the u-boot and linux-kernel sources that came with the Petalinux installation to your project into the directory `/src/components/`. This step is necessary as we want to leave the original sources untouched. The next thing to do is to patch the kernel and u-boot sources with the files located in `/src/patch/`. To do so just execute the makefile again with the following target:

- **make patch-components**

The last thing to do is to create symbolic links at the place where the components are stored in the petalinux installation path. This is mandatory because the petalinux system uses this path as reference to find any components to be built. The symbolic link ensures that we will be able to select the patched sources located in the project folder later during the build system configuration. The link gets created using the makefile:

- **make setup-links**

  **[NOTE]** Depending on the owner of the petalinux installation it may be the case that you have to execute this command as a root user.

With these steps executed you are ready to build the first boot image. The next chapter will tell how to do that.

## 1.6 Building a boot image for ZYNQ

This chapter will instruct you how to build an executable build image for the NAMC-ZYNQ-FMC device. The first thing you have to do is to create a new petalinux project. To this with the makefile using:

- **make create-project**

  **[NOTE]** The default project name is “bsp”. If you wish to create a project with a different name set the makefile environment "PROJECT_NAME".

The next step is export the hardware image from within the Vivado Project (see Chapter 1.4). Then you will be able import the hardware description from Vivado into the petalinux project. Simply do this using the makefile:

- **make import-hw**

After importing is done the configuration for the build system should appear and you should be able to choose the components (u-boot and kernel) we have initially created with the makefile in the chapter before. See figures below as a reference:
This is the only necessary configuration you need to do to build the reference design as all other configuration is preconfigured by N.A.T. Feel free to check several other configuration options. Everything is well documented in the petalinux reference manuals.
To exit the configuration press “ESC” until it asks if you want to change your changes.

After executing the command you are able to build the distribution. Use the command:

- **make build-all**

This command will build the FSBL, U-Boot and Kernel. The binaries will then be packaged to a single file (BOOT.bin) that is needed for booting the device with SD card. It is copied together with the kernel image (image.ub) to the folder /bsp. Copy both files to a micro SD card and populate it to the board. Depending on the speed of your host machine this may take a while so please be patient. When you are finished with that the last command you need to execute is:

- **make all**

If you do not want to execute all commands step by step you might use the command

- **make all**

As conclusion the following table summarized all targets that can be executed by the makefile

<table>
<thead>
<tr>
<th>make &lt;target&gt;</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>make all</td>
<td>Cleans current project, imports hardware description from vivado, patches FSBL files, builds kernel and u-boot and creates boot image.</td>
</tr>
<tr>
<td>make build-all</td>
<td>Builds the FSBL, kernel, and u-boot and packages it to a single binary</td>
</tr>
<tr>
<td>make package</td>
<td>Packages FSBL, bitstream and u-boot. BOOT.bin and image.ub are stored at /bsp</td>
</tr>
<tr>
<td>make patch-fsbl</td>
<td>Patches FSBL sources as they are overwritten each time a new hardware gets imported or the build system configured</td>
</tr>
<tr>
<td>make config-system</td>
<td>Configures the build systems generally</td>
</tr>
<tr>
<td>make config-kernel</td>
<td>Configures the linux kernel</td>
</tr>
<tr>
<td>make config-rootfs</td>
<td>Configures the root file system</td>
</tr>
<tr>
<td>make import-components</td>
<td>Imports Components from Petalinux installation path into project</td>
</tr>
<tr>
<td>make setup-links</td>
<td>Creates project component link in Petalinux installation path. Root rights might be necessary</td>
</tr>
<tr>
<td>make patch-components</td>
<td>Patches components with N.A.T sources to ensure hardware operability</td>
</tr>
<tr>
<td>make import-hw</td>
<td>Imports the hardware from Vivado project</td>
</tr>
<tr>
<td>make clean</td>
<td>Cleans build output</td>
</tr>
<tr>
<td>make create-project</td>
<td>Creates a new petalinux project</td>
</tr>
</tbody>
</table>

**Table 2: Makefile description**

### 1.7 Programming FMC FRU EEPROM data

It is mandatory for the FMC to contain a valid FRU data image including the minimum set of FRU records required by VITA 57.1 FMC specification section 5.5.1 (IPMI Support) as the carrier needs to adjust some configuration items depending on these records. This mainly affects the direction of the bidirectional clocks (CLKx_BIDIR) and the power supply requirements such as supported voltage range and current load. Depending on
the presence and validation of these records the carrier will decide to enable payload power domains for the FMC module.

As it may be annoying to use FMC modules that may be in beta state not containing any FRU records the carrier brings the functionality to generate and program records according user demands. To use this feature simply connect a micro USB cable to the USB input at the front panel and open a virtual terminal emulation program such as “TeraTerm Pro”. You will have to choose the MMC COM port with the higher number as it will release two COM ports (ZYNQ and MMC serial console port). The following picture shows an example containing three serial ports including the MCH serial console and the NAMC-ZYNQ-FMC COM ports (numbers may be different).

![TeraTerm Serial Port Setup](image)

**Figure 7: TeraTerm Serial Port Setup**

When inserting the AMC with connected USB cable into an operational MicroTCA chassis you should see the following output ensuring being connected to the correct COM port. Ensure you are highlighting the TeraTerm application window in order to prepare for pressing any key to enter the FMC FRU image generation wizard.

```
Welcome to NAT-AMC-ZYNQ-FMC!
V1.3 || SVN (13634) || (Feb 15 2017, 12:41:42)
----------------------
CPU frequency: 32000000
Starting power sequence ...
Press any key to generate FMC FRU file   ... 1.0
----------------------
```

**Figure 8: MMC Boot Output**

You will have 1 second of time to enter the wizard. When pressing any key the output the wizard will guide you through editing any record of your choice. Skip any record using the enter key. All record fields either have a standard return value (RET) when no valid record file was found in the EEPROM or a value that was parsed of the existing FRU image. Once you are finished with the wizard it will ask you to program the FMC EEPROM. As a reference the output may look like in Figure 9: FRU wizard.
Figure 9: FRU wizard

Any FRU record gets generated and parsed according the IPMI Storage Specification V1.0. See this specification to get more detailed information about the records.
2 Troubleshooting

Description

After sourcing settings64.sh to run Vivado, the awk executable fails with the following error:

```
symbol lookup error: awk: undefined symbol: mpfr_z_sub
```

The strace output from awk indicates that Vivado/201x.y/lib/lnx64.o/libgmp.so.Z is the source of this runtime linker breakage.

Solution

The issue occurs because the LD_LIBRARY_PATH is being set in the settings64.sh file and points to the Vivado/201x.y/lib/lnx64.o directory.

Because LD_LIBRARY_PATH is a global setting, it affects all binaries run within the shell where it is set. In this case a library file is conflicting with a version required by awk.

The LD_LIBRARY_PATH is specifically added to the script to support the AXI BFM IP which needs to use Vivado libraries.

If you are not using the AXI BFM IP, you can remove the LD_LIBRARY_PATH setting from settings64.sh.

Neither Vivado IDE nor Vivado Tcl shell require the LD_LIBRARY_PATH variable to be set.

This issue has only been reported on unsupported versions of the Ubuntu operating system. However, to avoid this issue on any OS, the Vivado 2016.3 install will no longer set the LD_LIBRARY_PATH variable.
Known bugs and restrictions

There are no known bugs or restrictions yet.
## Appendix A: Reference Documentation

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>[4]</td>
<td>FMC Vita 57.1</td>
<td></td>
</tr>
</tbody>
</table>
# Appendix B: Document’s History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Description</th>
<th>Author</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>24.10.2016</td>
<td>initial release</td>
<td>mm</td>
</tr>
<tr>
<td>1.1</td>
<td>15.05.2017</td>
<td>Added section : Programing FMC FRU EEPROM data</td>
<td>mm</td>
</tr>
</tbody>
</table>